|  |  |  |  |
| --- | --- | --- | --- |
|  | | | |
| **Expt. No:** | | **8** | **Diode Clamper Circuits** |
|  | | |
| **Date:** | **22/10/2020** | |
|  | | | |

**Aim:**  To study, design and plot the various Clamper Circuits.

**SOFTWARE TOOLS / OTHER REQUIREMENTS:**

1. Multisim Simulator/Circuit Simulator

# Theory:

A clamper is a network constructed of a diode, a resistor, and a capacitor that shifts a waveform to a different dc level without changing the appearance of the applied signal. Additional shifts can also be obtained by introducing a dc supply to the basic structure. The resistor and capacitor of the network must be chosen such that the time constant determined by t=RC is sufficiently large to ensure that the voltage across the capacitor does not discharge significantly during the interval the diode is not conducting. Throughout the analysis we assume that for all practical purposes the capacitor fully charges or discharges in five time constants.

The simplest of clamper networks is shown in figure below. It is important to note that the capacitor is connected directly between input and output signals and the resistor and the diode are connected in parallel with the output signal. The diode is also in parallel with the output signal but may or may not have a series dc supply as an added element.



**Analysis**

**Step 1: Start the analysis by examining the response of the portion of the input signal that will forward bias the diode.**

**Step 2: During the period that the diode is in the “ON” state, assume that the capacitor will charge up instantaneously to a voltage level determined by the surrounding network.**

For the network shown above the diode will be forward biased for the positive portion of the applied signal. For the interval 0 to *T*/2 the network will appear as shown in **Fig. a** below. The short-circuit equivalent for the diode will result in *Vo=*0 V for this time interval. During this same interval of time, the time constant determined by t=*RC* is very small because the resistor *R* has been effectively “shorted out” by the conducting diode and the only resistance present is the inherent (contact, wire) resistance of the network. The result is that the capacitor will quickly charge to the peak value of *V* volts as shown in **Fig. a** with the polarity indicated in the figure below.



**Fig. a**

**Step 3: Assume that during the period when the diode is in the “off” state the capacitor**

**holds on to its established voltage level.**

**Step 4: Throughout the analysis, maintain a continual awareness of the location and defined polarity for Voto ensure that the proper levels are obtained.**

When the input switches to the -*V* state, the network will appear as shown in **Fig.b**, with the open-circuit equivalent for the diode determined by the applied signal and stored voltage across the capacitor—both “pressuring” current through the diode from cathode to anode. Now that *R* is back in the network the time constant determined by the *RC* product is sufficiently large to establish a discharge period 5t, much greater than the period *T*, and it can be assumed on an approximate basis that the capacitor holds onto all its charge and, therefore, voltage (since *V* = *Q*/*C*) during this period.



**Fig. b**

Since *Vo* is in parallel with the diode and resistor, it can also be drawn in the alternative position shown in Fig.b . Applying Kirchhoff’s voltage law around the input loop results in



The negative sign results from the fact that the polarity of 2 *V* is opposite to the polarity defined for *Vo.*

**Step 5: Check that the total swing of the output matches that of the input.**

This is a property that applies for all clamping networks, giving an excellent check on the results obtained.

**Few Clamper Configurations**



Common Input for all below circuits



Negative Clamper with Zero Bias



Negative Clamper with Positive Bias



Negative Clamper with Negative Bias



Positive Clamper with Zero Bias




Positive Clamper with Positive Bias




Positive Clamper with Negative Bias

**A.) POsitive clamper with no bias**

**Circuit/connection diagrams (fROM multisim)**




**waveforms (fROM multisim)**


****

**B.) POsitive clamper with Positive DC bias**

**Circuit/connection diagrams (fROM multisim)**




**waveforms (fROM multisim)**


****

**C.) POsitive clamper with negative dc bias**

**Circuit/connection diagrams (fROM multisim)**




**waveforms (fROM multisim)**


****

**D.) NEGATIVE clamper with no bias**

**Circuit/connection diagrams (fROM multisim)**




**waveforms (fROM multisim)**


****

**E.) NEGATIVE clamper with POSITIVE DC bias**

**Circuit/connection diagrams (fROM multisim)**




**waveforms (fROM multisim)**


****

**F.) NEGATIVE clamper with NEGATIVE DC bias**

**Circuit/connection diagrams (fROM multisim)**



**waveforms (fROM multisim)**

****

**Conclusions**

1.) In this Experiment, We have studied about Clamper Circuits [Both Positive and Negative] along with Different Biasing Applied [No Biasing, Positive Biasing and Negative Biasing].

2.) We Verified the Theoretical Knowledge of Clampers by Performing Simulations of 6 Cases of Clamper Circuits in Multisim.

3.) Hence, we have Successfully Designed, Plotted and Verified Various Clamper Circuits.

**ASSIGNMENT-8**

U19CS012

**1.** Design a Clamper to perform the following operation.




Answer :

Since the Waveform is *Shifted Downwards*, **Negative** Clipper Must be used.

But, the Waveform needs to be Shifted Slightly Upward by 2.7 V

[Forward Bias = 2V + 0.7V [Diode]]

*1.) Circuit Image:*



*2.) Grapher Image:*

